Abstract-A multilevel H-bridge StatCom inherently contains redundancy in the available switching states. This paper develops a variation on the typical model predictive control scheme which is able to exploit this redundancy to simultaneously balance the H-bridge capacitor voltages, provide excellent current reference tracking, and minimize converter switching losses. The scheme consists of a dead-beat current controller that has been integrated with heuristic models of the voltage balancing and switching loss characteristics. The integration of a pulsewidth modulation scheme is also described. Simulation and experimental results are presented that confirm the correct operation of the control and modulation strategies. Comparison with traditional control and modulation schemes is provided in terms of the key performance indicators associated with multilevel H-bridge StatComs.
I. INTRODUCTION

M
ULTILEVEL static compensators (StatComs) are being increasingly implemented as cascaded H-bridge converters. The main reasons for the choice of this topology are: 1) the number of components used in the construction of each level scales linearly [1] , [2] ; 2) various control algorithms exist which control the balancing of capacitor voltages for high level numbers [3] , [4] ; 3) the H-bridges form a modular section of each phase leg which makes construction and maintenance easier; and 4) the level number can be increased to allow direct connection of the converter to medium voltages which avoids the lossy and expensive connection transformer [5] . Throughout the remainder of this paper, the acronym H-StatCom will be used to refer to a multilevel StatCom implemented with cascaded H-bridges.
Traditional techniques for controlling the firing of the H-bridges in the individual phase legs of a H-StatCom use either multiple triangular carrier waves for each of the bridges [6] , [7] or precomputed firing angles for the bridges to implement selective harmonic elimination [8] , [9] . The control and modulation techniques used in this paper are based on the instantaneous power concept [10] , [11] coupled with dead-beat current control, heuristic models of voltage balancing and switching loss, and symmetrical pulsewidth modulation (PWM) [12] . One ad- vantage of this approach is that it operates in the stationary reference frame, and the control at any instant of time is dependent only on values measured or computed at that time. The dead-beat nature of the control loops means that their bandwidth is very high. In addition, the calculations are numerically simple and ideal for digital implementation. Furthermore, it is relatively simple to incorporate a very high performance capacitor voltage balancing scheme into a model predictive control (MPC) cost function. This scheme uses a sorting algorithm to evenly share the leg cluster voltage across the individual H-bridge capacitors.
The leg cluster voltage is defined as the sum of the capacitor voltages within a particular phase leg. A separate control loop keeps the leg cluster voltages at a set-point value [13] . This technique avoids some of the control loop interaction problems present in other strategies [14] . In this paper, the main indicators of performance for the control and modulation strategies will be the harmonic performance tradeoff with the switching losses. A measure of performance for H-StatCom systems can be defined in various ways; however, many commercial H-StatComs use the switching frequency per component relative to the harmonic performance as the basis for their design choice [15] . This is because minimizing the total harmonic distortion (THD) and switching frequency results in a lower cost, smaller footprint design due to the reduced cooling requirements of the H-bridge modules.
This paper extends previous work by integrating a dead-beat current controller with heuristic models of the voltage balancing and switching loss characteristics of a H-StatCom. The control approach is able to exploit the available redundancy in the switching states for a nine-bridge/leg H-StatCom to tradeoff between the capacitor voltage ripple and the amount of switching loss, while still achieving excellent reference current tracking performance. The simulation and experimental results presented demonstrate both the steady state and transient performance of the current tracking and voltage balancing characteristics. The performance of the MPC scheme in terms of reducing switching transitions is measured when the H-StatCom system is in a steady-state operational condition.
Remark 1: The current trend in computing architectures is well suited to the implementation of MPC schemes. Modern architectures are employing parallel computing to increase performance. This will be particularly advantageous in finite states MPC schemes where the increase in converter level number requires the evaluation of a large number of switching combinations that can be evaluated in parallel. As the level number increases, traditional modulation techniques such as phase-shifted carrier (PSC) PWM will not scale as successfully due to their reliance on higher clock speeds. II. BACKGROUND Fig. 1 shows the circuit configuration for a 19-level (line to neutral) H-StatCom. Each stack of H-bridges essentially forms one phase of a three-phase current-controlled voltage source. The purpose of the H-StatCom is to modulate the voltage at the output of each stack so that the current through the inductors can be controlled to provide power factor correction, compensate for system harmonics, and alleviate other power quality problems. Fig. 2 is a block diagram of the control scheme employed in this paper, where Q r is the demanded reactive power, P r is the demanded real power, i Q r is the constituent reactive current component of the power, i P r is the constituent real current component of the power, v r le g is the target cluster voltage for each phase, v la , v lb , and v lc are the measured cluster voltages for each phase, i r is the reference current, v r lim is the limited voltage generated by the dead-beat controller, i sc is the measured H-StatCom current, V dc 1 . .2 7 are the measured capacitor voltages, vector is the combination of capacitors that has been selected by the MPC scheme, V res is the residual voltage difference between the dead-beat controller and the MPC controller, and v g is the measured supply voltage. The subscript _ is used to denote a vector quantity.
As can be seen from Fig. 2 , the control is hierarchical, with the inner part of the structure executing the dead-beat current control and heuristic MPC scheme with the outer level responsible for the control of real and imaginary power. The PQ block uses instantaneous power theory [11] to decompose the reactive power into its constituent reactive current component. The reactive power is developed by a proportional integral (PI) controller that acts on the difference between the demanded and measured reactive power. The presence of integral gain is needed to correct the steady-state error in the reactive power. A particular source of steady-state error is discussed in Section VIII.
The Leg Voltage Control block uses the component of the current associated with real power to balance the cluster voltages. This is achieved by normalizing system voltage predictions (from a phase-locked loop) and then scaling these values to form the desired component of the current associated with real power, the sign of the current being dependent on the error between the target and measured cluster voltages.
The current controller is based on a popular dead-beat current controller used in variable speed drive applications [12] , [16] . This control strategy has a relatively high bandwidth compared to the PI current control technique used in other implementations of H-StatComs [14] . The dead-beat controller can track highly dynamic changes in the reference current within a few control cycles (depending on the magnitude of the dc bus voltages), and is relatively simple to implement. The basic equations used to calculate the required output H-StatCom voltage are shown in
(1)
where i k −1 is the instantaneous sample of the current at time
is the instantaneous value of the reference current at time t = (k + 1) T . As for the voltage nomenclature, v k is the actual voltage applied during the interval from 
T is the control period and L is the connection inductance between the H-StatCom and the three-phase system. Note that (1) involves a projection of the reference current that is obtained using linear extrapolation. When the H-StatCom system is supplying unbalanced and/or harmonic loads, the projection of the reference current can be improved using advanced phase-locked loops [17] .
The H-bridges chosen to make up the desired output voltage are crucial with respect to sharing the total cluster voltage evenly across the individual H-bridge capacitors. Before the heuristic MPC scheme was proposed, the balancing of the capacitors was achieved by carrying out an ordering of the capacitor voltages during the third quarter of each control period.
Remark 2:
The sorting algorithm used in this paper creates an array of integers of size N (where N is the number of H-bridges in the phase leg) to store the index of each capacitor voltage. The algorithm compares every two elements of the index array corresponding to the capacitor voltage that each index represents, and swaps the indexes if the first voltage is higher than the second. The first element of the resultant array of indexes will always point to the capacitor with the lowest voltage, with the final element pointing to the capacitor with the highest voltage. The execution time of this algorithm within the hardware system described in Section VI is less than 1 μs when N = 9.
The capacitor voltages, which are measured in the middle of a control period, are sorted in descending order of voltage if the instantaneous power flow is out of the phase leg, and in ascending order if the power flow is into the phase leg. Then, the number of capacitors required to create an output voltage less than or equal to the value of the desired output voltage is determined. This process starts at the top of the sorted queue of capacitor voltages. The residual voltage left over by this process will be of less magnitude than the next capacitor voltage. This residual voltage is then produced by using symmetrical PWM of the next H-bridge in the ordering. The other H-bridges selected in the process are switched so that their capacitor voltages are applied for the whole of the next control interval. Those that are not selected output the zero voltage. Using this algorithm, the least charged capacitors are charged, and the most charged capacitors are discharged depending on the instantaneous power flow direction.
See [13] for a more detailed description of this control structure including the operation of the current and voltage limiters that prevent the StatCom from exceeding current limits and ensure that the H-StatCom is capable of producing the desired output voltage.
Remark 3: Throughout the paper, the term voltage vector is used to refer to the concept of each phase leg producing a particular output voltage that forms one of the three directional components of a voltage space vector. In a H-StatCom system, there are a large number of switching combinations that create the same voltage vector. Within this paper, the term switching combinations refers to the number of ways that the modulation scheme can create the voltage vectors by switching in or out various H-bridges.
III. CONTROL AND MODULATION STRUCTURE
A new Subset Creation and MPC block within the control structure are shown in Fig. 2 . This block integrates the output of the dead-beat control equations with the previous capacitor voltage sorting algorithm which allows penalization of the voltage balancing characteristics. A simple model of the switching losses is also included. The penalization forms the basis of a cost function which selects the switching combination to be applied in the next control interval.
Information passed from the Subset Creation and MPC block to the PWM Gen block includes the chosen switching combination and the residual voltage error between the voltage determined by the dead-beat controller and the voltage chosen (through selection of the switching states) by the MPC controller. The dead-beat control block has been kept within the control structure so that this residual voltage can be calculated. The PWM Gen block uses the residual error to calculate the required duty cycle to be applied to an appropriate bridge, using symmetrical PWM. The most appropriate bridge is determined by first sorting the capacitor voltages and then selecting the H-bridge with the lowest voltage (or highest voltage depending on the direction of instantaneous power flow) that has not already been switched in by the MPC scheme. Symmetrically pulse width modulating one of the H-bridges within each phase leg forms a hybrid scheme that has not been presented in previous applications of MPC [18] , [19] . The hybrid scheme allows for the use of relatively low control frequencies, while still producing excellent current tracking performance due to the modulation scheme's ability to apply a precise output voltage that subsequently controls the current. The use of lower control frequencies is important in a H-StatCom of medium to high level number due to the significant computation time required to evaluate the MPC cost function.
Remark 4: It is unfeasible to utilize typical MPC schemes with readily available hardware in a medium to high level number H-StatCom. The relatively high control frequencies needed in these schemes to provide good current tracking performance coupled with the high number of required switching combinations to be evaluated (enforced by the need to balance the dc capacitor voltages) means that the computational effort is often too large. This suboptimal scheme using a conventional symmetrical PWM-based current controller to generate the residual voltage is a reasonable approach to achieve good current tracking performance with a manageable computational burden.
Details of how the MPC scheme chooses which H-bridges to switch is presented in Section IV.
In typical finite state MPC applications, there is one cost function that uses a system model to calculate an error for the particular switching combination being evaluated. For a 19-level H-StatCom, there are more than one billion possible combinations that can be applied. Evaluating the error for such a large number of combinations requires significant computational effort that is unachievable within readily available hardware. The computational effort can be reduced by constraining the applied voltage vector to be within a subspace of the possible solution set [18] , [20] . However, even when the applied voltage vector is constrained as per [18] , if capacitor voltage balancing is also a requirement then the number of combinations which need to be evaluated can exceed 15 million, depending on the magnitude of the voltage vector which needs to be applied and the number of capacitors needed to create this vector. In [18] , the capacitor voltages are assumed to be maintained by separate dc supplies; therefore, only the number of bridges that are switched in, is of any relevance. When voltage balancing is included within the cost function, not only the number of bridges but also which bridges are switched becomes important. This means a greater number of combinations must be evaluated to find an acceptable solution. The authors have implemented three cost functions to reduce computation time. Each cost function evaluates the possible switching combinations for one phase leg within the three-phase system. The total number of switching combinations that can be applied in one phase leg is 2 N +1 − 1 [21] , where N is the number of H-bridges in the phase leg. Therefore, by evaluating the possible combinations on a per phase basis, the total combinations reduce to 3 2 N +1 − 1 = 3069. It is feasible to evaluate this number of combinations within readily available hardware systems. Currently, the authors have implemented the MPC scheme by utilizing a powerful Pentium IV processor. However, due to the simple nature of the heuristic models of the capacitor voltage balancing and switching losses, it is feasible to evaluate this number of combinations in readily available dSPACE units and multicore digital signal processors, particularly when a control frequency equal to or below 2.5 kHz is utilized.
In Section V, a comparison is provided in terms of the performance between the MPC scheme developed in this paper and that developed by Cortes et al. [18] .
Utilizing three independent cost functions may limit the performance of the MPC scheme as each cost function does not have the ability to consider the redundant voltage vectors across the three phases. This means the MPC scheme is unable to evaluate some redundant switching combinations which create the same voltage space vector and, therefore, control the threephase currents in an identical fashion and possibly also provide a more optimal solution in terms of balancing the capacitor voltages and minimizing the switching transitions. However, it is shown in Sections VI and VII, that the main limitation to further reducing switching transitions is the use of symmetrical PWM within the modulation scheme, not a lack of redundant switching combinations. Therefore, it is unlikely that a cost function that considers the extra redundant switching combinations across the three phases will be able to reduce the switching transitions significantly more than the MPC scheme described in this paper.
IV. INTEGRATION OF DEAD-BEAT CURRENT CONTROL WITH
THE HEURISTIC MPC SCHEME To control the H-StatCom current, the scheme described in this paper integrates the output of a dead-beat current controller with a heuristic MPC scheme. To describe this implementation first, the relationship between the switching combinations and the corresponding voltage vectors is formalized
where v app k +1 is the applied voltage vector generated by the switching states S i , for the interval from kT → (k + 1) T .
Each H-bridge in the phase leg is capable of producing three output voltages, +V dc , −V dc , and 0 V. Therefore, when evaluating (3), there are a total of 2 N +1 − 1 voltage vectors that can be applied at the output of each phase. For each H-bridge, there is only one switching combination to create each of the +V dc and −V dc voltages and two possible combinations to create the 0 V output voltage. The dead-beat current controller used in this paper does not consider the redundancy in creating the zero voltage output vector. The redundancy is, however, considered within the modulation scheme which modifies which switching combination is used to create the zero voltage output depending on whether the output voltage is in the positive or negative half cycle. Utilizing this technique during steady-state operation of the H-StatCom means that both legs of a H-bridge module only undergo switching transitions during zero volt crossings. This reduces the total number of required switching transitions within each H-bridge module.
The Subset Creation and MPC block shown in Fig. 2 
where V dc,min is the minimum capacitor voltage within the phase leg and v ref k +1 is the reference voltage (calculated within the dead-beat controller) that needs to be applied from kT → (k + 1) T .
Remark 5: The implementation of the current tracking model in this paper differs from typical MPC applications. This implementation more resembles a search for combinations that provide satisfactory current tracking performance.
An MPC cost function is created to include heuristic models of the voltage balancing and switching loss characteristics. The form of the cost function is error = α 1 (V cap,error ) + α 2 (SW transitions )
where SW transitions is the number of transitions from the currently applied switching combination to the evaluated combination and V cap,error is a measure of how far the evaluated combination will drive the capacitor voltages either toward or further from their target value. To evaluate (5), the subset creation and MPC block shown in Fig. 2 executes the following steps for each possible switching combination that has been deemed satisfactory through the evaluation of (4). 1) Apply the voltage balancing penalization by executing the following steps. a) Sort the capacitor voltages from highest to lowest. b) If power is flowing into the phase leg then reverse the order of the capacitor voltages. c) Create an array of N integers, where N is the number of H-bridges in each phase leg. The first element in the array contains an N bit number corresponding to the first capacitor which needs to be switched in, e.g., if power is flowing into the stack of a ninebridge phase leg, and capacitor number three has the lowest voltage then the first element of the array will be 000000100. In this example, if capacitor number eight has the highest voltage then the ninth element of the array will be 010000000. d) Create an N bit number for each possible switching combination. Continuing the example, if capacitors 1 and 4 are switched in for a particular combination, while the others are switched out, then the corresponding number will be 000001001. e) Evaluate each switching combination, logically AND the N bit number created in step (d), with each element of the array created in step (c). If the logical operation results in a nonzero number then accumulate an error value that is modulated based on the need for the evaluated capacitor to be switched in. Continuing the example, if the evaluated switching combination is 000001001 and capacitors 1 and 4 have the lowest voltages, and power is flowing into the stack then the resultant error will be zero (as this is the ideal solution). However, if power was flowing out of the stack the error would be 9 + 8 = 17. The higher the error the less likely that switching combination will be applied in the next control interval. 2) Compare the switching combination under investigation to the combination that is currently being applied. An error value that penalizes switching transitions is obtained by counting the number of nonzero elements in the SW transitions array after the element-wise subtraction performed in
where
bridge i can take the values +1, −1, or 0 representing the possible output voltages from the ith H-bridge module during either the interval from (k − 1) T → kT or kT → (k + 1) T (indicated by the k or k + 1 subscript, respectively). 3) Multiply the two error components by different scaling factors before they are summed in the cost function to give a total error. The aforementioned process is carried out for all the switching combinations and the combination with the lowest error is applied in the next control interval.
The scaling factors used in the scheme presented in this paper are chosen based on the following rationale: the model of the current tracking does not affect the average volt seconds applied within a control interval, provided that the residual voltage error is less than the lowest capacitor voltage. This condition is enforced within the scheme by specifically excluding switching combinations for which this condition is not true. The total applied volt seconds is always precise due to the residual voltage being applied via the symmetrical PWM.
When the performance of the current tracking is guaranteed, the scaling factors can be obtained empirically. When the scaling factor for the voltage balancing model is nonzero and the switching loss scaling factor is set to zero, the voltage balancing will dominate the cost function and give the tightest control over capacitor voltage ripple. A nonzero setting for the switching loss scaling factor reduces device switching. As this value increases at some point, the voltage ripple on the capacitors will become unacceptable. The maximum capacitor voltage ripple will be dependent on the chosen capacitors and the effect of voltage ripple on their lifetime. Further manipulation of the scaling factors is discussed in Section VII.
There are various empirical methods to calculate the optimum scaling factors [22] . One method that could be adapted to the MPC scheme described in this paper is an offline optimization technique that is based on the running of large numbers of simulations. The simulation results are used to measure the performance of each set of scaling factors in terms of a defined set of merits [23] . Using the intersection of regions of space that quantify the merits, it is possible to select scaling factors that provide close to optimal performance for each of the models within the cost function.
The prediction horizon for the MPC scheme used in this paper is one. This means that the switching combination chosen for each control interval is based only on events that occur in the models within one control cycle. There are advantages in increasing the prediction horizon, namely that with longer predictions of the H-StatCom current it is possible to switch in capacitors that are less likely to exceed their voltage bounds in the near future. This will allow each capacitor to be switched in for longer periods and, therefore, further reduce switching losses. However, there is an exponential relationship between the prediction horizon and the number of switching combinations that need to be evaluated. This means that it is often difficult to increase prediction horizons for relatively high level number H-StatComs, where the number of combinations are already substantial.
Due to computation delay, it is of course noncausal to evaluate the control algorithm in the same interval in which the control action is to be applied. Therefore, when the control algorithm is being executed in the control interval from (k − 1) T → kT , prediction of the H-StatCom current is performed to calculate the value of the current at t = kT . This prediction is performed by evaluating (2) . The heuristic MPC scheme used in this paper does not predict the value of the capacitor voltages at t = kT . These voltages are sampled at the midpoint of each control interval; therefore, the expected error between the sampled value and actual value at t = kT is relatively small. To improve the scheme, it is possible to calculate the change in capacitor voltages over the half control cycle with knowledge of the current magnitude and direction and H-bridge capacitance value.
The switching model has full knowledge of the switching states at t = kT due to the selection of these states in the previous interval. The state of the H-bridge that is pulsewidth modulated is also known due to the scheme utilizing symmetrical PWM. Therefore, computation delay does not affect the model of the switching losses within the cost function.
V. SIMULATION RESULTS
A simulation of the scheme has been implemented in Saber R and is very accurate and comprehensive. It completely simulates the H-bridge phase legs, the start-up sequencing, and all control loops. It is a multimode simulation, with the control implemented digitally with the timing as per the experimental system. Each part of the control scheme is implemented as "C" Dynamic-Link Library (DLLs), and this code is also used in the actual experimental system. The system has a high bandwidth, with the change of state occurring in one control interval (400 μs). This achieves the same performance as the dead-beat control previously implemented on this system [13] . Performing a fast Fourier transform on the current when the H-StatCom is absorbing 4 kvar capacitive gives a THD of 1.7%.
The capacitor voltages all have the normal 100 Hz ripple component present in H-StatCom systems; however, the deviation from the mean dc value is increased. The heuristic MPC models allow increased voltage excursions away from the mean dc value by penalizing the switching transitions in the cost function. A detailed discussion regarding the tradeoffs between the number of switching transitions and the increased ripple in the capacitor voltages is provided in Section VII. [18] . The scheme limits the subspace of switching combinations to only allow progression of the voltage, in the next control interval, to an adjacent vector. The waveforms show that the current tracking is good when the system is in steady state. However, under transient conditions, it is possible that the current experiences an overshoot as seen in Fig. 4 . The overshoot occurs as a result of the voltage increasing positively to drive the current to its new reference value; however, once the current reaches the reference, the voltage vector ideally needs to have a negative polarity. Due to the limited subspace evaluation, the voltage takes a finite period to reach the ideal vector that the dead-beat controller has calculated, and therefore, current overshoot occurs. This differs from the results in Fig. 3 which show that, by evaluating the entire set of switching combinations, the dynamic performance is only limited by the control frequency and the chosen dc capacitor voltage.
VI. EXPERIMENTAL RESULTS
In order to validate the simulation studies, the "C" code DLL used in the Saber R simulation was slightly modified for operation in the real-time control environment of a low voltage (415 VAC) 19-level H-StatCom. The H-StatCom used to produce the experimental results is a scaled model of an 11 kV H-StatCom. It has nine H-bridges per phase, with each H-bridge designed with MOSFET power devices. The phase legs are Wye connected. A block diagram of the experimental system appears in Fig. 5 . One can see that it is implemented as a multiprocessor system, with individual processors implementing the control for each of the phase legs. These phase-leg processors are responsible for switching in the desired capacitors and applying the PWM. The desired switching combinations that are passed to the phase-leg controllers are developed in the MPC scheme, which is implemented in a central Pentium IV PC. The experimental system uses a control frequency of 2.5 kHz. The corresponding 400 μs control interval is divided into four equal sections. The Pentium IV processor executes the control algorithm within the third quarter of the control interval. This is necessary due to the supply voltage being sampled at the midpoint of the control interval. To increase the available execution time, the voltage can be sampled at the beginning of the control interval with appropriate modification of (2). To execute the control scheme described in this paper, the Pentium IV processor requires approximately 90 μs. Fig. 6 shows the measured "a" phase H-StatCom current and the reference current on the top plot, and the nine capacitor voltages for phase "a" on the bottom plot, for the start-up condition within the H-StatCom. At 0.04 s, the H-StatCom capacitors have been charged sufficiently and the control scheme begins producing currents to absorb 1.3 kvar inductive. It can be seen in Fig. 6 that the system achieves a good current tracking per- formance with tight control over the capacitor voltages. The capacitor voltage ripple is similar to that achieved by a previous system described in [13] . This is due to the fact that the switching loss penalty was set to zero to obtain these results, and therefore, the heuristic MPC models are selecting the same switching combinations as in [13] . The previous scheme used only dead-beat current control coupled with the capacitor balancing scheme described in Section II and, therefore, could not tradeoff the voltage balancing characteristics with the switching losses. The expanded window within Fig. 6 shows a close up of two of the capacitor voltages. It can be seen that each capacitor experiences a similar voltage ripple. Fig. 7 shows the measured "a" phase H-StatCom current (middle plot), supply voltage (top plot), stack voltage (top plot), and the nine capacitor voltages for phase "a" (bottom plot). Fig. 7 confirms the high bandwidth of the system with the change in state occurring in one control interval (400 μs). There is in excellent correspondence between this experiment and the simulated output shown in Fig. 3 . Fig. 8 shows the reconvergence of the capacitor voltages after the capacitors have initially undergone unequal charging periods. The control scheme begins operating at approximately 0.04 s and within two cycles the voltages converge to the dc mean value. The scheme described in [13] is able to force convergence of the capacitor voltages in approximately 75% of the time it takes the heuristic MPC model of the voltage balancing described in this paper. The use of the heuristic MPC model requires longer for reconvergence due to the penalization of the switching transitions within the cost function which acts to maintain the switching state of each H-bridge module, even in the presence of capacitor voltage unbalance. 9 shows the measured and reference "a" phase H-StatCom currents (top plot), and the nine capacitor voltages for phase "a" (bottom plot) when the H-StatCom is absorbing 1 kvar inductive. The switching loss penalty within the heuristic MPC scheme has been set at 0.5 to obtain these results. In Fig. 9 , it can be seen that the system still achieves good current reference tracking performance with an increased capacitor voltage ripple compared to Figs. 6 and 7. While the system is still achieving capacitor voltage balancing, by penalizing the number of switching transitions, the control scheme is able to reduce the switching losses at the expense of capacitor voltage ripple. The expanded window within Fig. 9 shows a close up of two of the capacitor voltages. It can be seen that one of the ca- pacitors experiences a larger voltage ripple than the other. This is a direct consequence of the heuristic MPC scheme keeping this H-bridge switched in for an extended period so as to reduce switching losses.
To quantify the amount of reduction that can be achieved by employing this control structure, varying penalties were applied to the switching component of the MPC cost function over a 3.2 s period. The results of this experimentation are shown in Table I . These results are compared to a traditional modulation scheme for a H-StatCom in Section VII.
VII. DISCUSSION
It is possible to investigate the tradeoff between harmonic performance and switching losses for the control scheme developed in this paper. This can be done in various ways; however, many commercial H-StatComs use the switching frequency per component as the basis for their design choice [15] , [24] . Traditionally, the best tradeoff between harmonic performance and switching loss has been achieved using PSC-PWM. By developing a H-StatCom simulation that implements the PSC-PWM scheme described in [14] , it is possible to calculate the theoretical values of THD that can be achieved using this modulation strategy.
It was noted in Section V that the THD of the H-StatCom current, when utilizing the scheme described in this paper, was measured at 1.7%. To equal this harmonic performance for the same operational condition (absorbing 4 kvar capacitive), the PSC-PWM scheme requires a carrier frequency of 250 Hz. For PSC-PWM, each switching device will undergo two switching transitions per period of the carrier waveform; this is due to the fact that PSC-PWM switches in each H-bridge during every period of the carrier waveform. This means the total switching transitions per component for a 3.2 s period of time will be 1600.
The number of transitions as a function of MPC cost function switching penalty is shown graphically in Fig. 10 . The number of transitions for a PSC-PWM scheme is shown to provide a comparison.
Remark 6: To provide a comparison between the proposed scheme and PSC-PWM, the voltage ripple, and its effect on capacitor lifetime, must also be considered by the system designer. With identical H-StatCom currents, the implementation of PSC-PWM will result in a different capacitor voltage ripple to that of the scheme described in this paper. This is due to the differing pulse widths that result when using PSC-PWM. When creating a large stack voltage, i.e., capacitive currents, the pulse widths for all bridges become larger, and therefore, the ripple will increase. For small stack voltages, i.e., inductive currents, the pulse widths for all bridges become smaller, and therefore, the ripple will decrease. For comparison purposes, the ripple produced in the PSC-PWM scheme can be considered to be similar to that of the case of zero switching loss penalty. This is the case in which the only component of the ripple is the normal 100 Hz component traditionally seen in H-StatCom systems.
The experimental results show that the heuristic MPC scheme can significantly reduce the switching transitions up to a certain point. The shape of the plot shown in Fig. 10 indicates that as the switching penalty increases beyond 0.5, the rate at which the transitions reduce starts to decrease. The system is reaching a limit imposed by the fact that a minimum number of transitions need to occur to allow creation of the basic shape of the voltage waveform. The heuristic MPC scheme must switch in enough capacitors so that the PWM can create the extra volt seconds to accurately track the reference current. As only one bridge is pulsewidth modulated, a minimum number of capacitors must be switched in to create the majority of the output stack voltage as the sinusoidal shape of the waveform progresses.
VIII. CONTRIBUTIONS AND CONCLUSION
This paper presents a variation on the typical MPC control scheme for a H-StatCom which provides excellent current tracking performance while simultaneously trading off the voltage balancing characteristics with the switching losses. This scheme is integrated with a novel hybrid of dead-beat current control, heuristic MPC, and a PWM scheme. Comprehensive simulation and experimental results showing the performance of the schemes have been presented. The results have important implications for the tradeoffs between schemes based on symmetrical PWM and PSC-PWM. The switching frequency per component of the MPC scheme was not shown to be less than that of PSC-PWM. However, when considering the harmonic degradation of the practical implementation of PSC-PWM schemes [25] , the use of heuristic MPC will allow the performance of symmetrical PWM schemes to exceed that of PSC-PWM, in some H-StatCom applications. Therefore, it is proposed that with the ease of practical implementation of symmetrical PWM this technique will begin to gain wider acceptance for use in H-StatComs above a certain level number.
A. Future Work
The application of dead-beat current control coupled with the capacitor voltage balancing techniques described in this paper have been shown to be very stable over a wide range of operating conditions. However, future work will focus on developing a formal stability analysis of the presented heuristic MPC scheme. The scheme has been designed to ensure that the current tracking performance is identical to that of the well-known dead-beat current controllers described in [12] , [26] , and [27] . The stability of dead-beat current control has been confirmed in [28] where the assumption is made that there always exists a dc bus voltage within the inverter that is capable of producing the appropriate output voltage. Therefore, to confirm the stability of the heuristic MPC scheme, all that remains to be shown is that the capacitor voltages remain balanced and bounded within a certain range so that they are capable of producing the output voltage. In a further paper, the authors will use a sampled-data model to develop a formal proof of the voltage balancing.
It was mentioned in Section II that a PI loop acting on the reactive power is needed to correct for any open loop error in the reactive power tracking performance. One significant source of error arises due to the presence of a large number of series connected switches and/or diodes in the H-StatCom topology which means that there is a significant cumulative voltage drop across the devices. For example, the typical voltage drop across a switched on insulated gate bipolar transistor of 1.7 kV rating is of the order of 2 V or more. Since there is the possibility of two switches being in the conduction path, this means that there could be a voltage drop of up to 18 V for a nine bridge phase leg. Even if the H-bridges are commanded to output zero voltages, the actual voltage at the terminals of each H-bridge will be the voltage drop of one switch and one diode. The cumulative voltage drops cause errors in the current tracking performance that are exacerbated in any H-StatCom system that uses a predictive current controller, such as that employed in this paper. A compensation algorithm has been developed in [29] which uses a feed-forward control structure to modify the applied phase-leg voltage and eliminate the error in the reactive power tracking. With some modification, the scheme described in [29] can be integrated into the MPC algorithm by modifying the ideal voltage vector used to evaluate each switching combination. This will be the subject of future work.
It has been shown that MPC allows a tradeoff between capacitor voltage ripple and the number of switching transitions. The MPC scheme can be modified to improve this tradeoff and reduce the voltage excursions without significantly increasing the switching transitions. This involves modifying the model of the voltage balancing used within the cost function. Instead of only sorting the capacitor voltages, the relative voltage difference between each capacitor and the mean dc value can also be penalized. This should decrease the number of voltage excursions outside the normal 100 Hz ripple. To further improve the tradeoff, the scaling factors within the cost function can be changed dynamically depending on where in the voltage and current waveform the next control interval resides. Future work will aim to implement these techniques which will further increase the performance of symmetrical PWM relative to the traditional PSC modulation schemes.
